-
Couldn't load subscription status.
- Fork 0
Pipelining and timing issues in CPU data-paths. Principles of RISC-type CPU instruction set and architecture. Structural, data and control hazards in a RISC processor, forwarding loops, branch mechanisms. Memory architectures in CPUs such as register files and caches. UART, I2C protocols.
Couldn't load subscription status.
PhatLe15/Computer-Architecture-Design
Folders and files
| Name | Name | Last commit message | Last commit date | |
|---|---|---|---|---|
About
Pipelining and timing issues in CPU data-paths. Principles of RISC-type CPU instruction set and architecture. Structural, data and control hazards in a RISC processor, forwarding loops, branch mechanisms. Memory architectures in CPUs such as register files and caches. UART, I2C protocols.